

# Characteristics of CoO/Si Heterostructure Prepared by Plasma-Induced Bonding

Rafeeq N. Khoshnaw

Department of Physics, College of Science, University of Soran, Kurdistan Region, IRAQ

## Abstract

In this work, the characteristics of the CoO-Si structure produced by plasma-induced bonding technique were studied. The produced structure was an asymmetric heterojunction consisting of n-type CoO on a p-type silicon substrate. The Si substrate and CoO sample were bonded by subjecting them to the plasma formed between two electrodes. The measurements included the structural and electrical characteristics. The built-in potential of the produced heterojunction is about 0.9eV with typical spectral responsivity within the range 300-900 nm. With dark current of 50 $\mu$ A, maximum reverse bias current of 180 $\mu$ A and ideality factor of 1.18, the results explained better characteristics than those of the same heterojunction produced by thermal evaporation technique.

**Keywords:** Cobalt oxide; Heterojunction; Plasma-induced bonding; Electronic transport; Semiconductors

**Received:** 23 January 2024; **Revised:** 19 March 2024; **Accepted:** 26 March 2024; **Published:** 1 April 2024

## 1. Introduction

There are many factors governing the bonding behavior of two surfaces. First, the surfaces must be flat and smooth. Usually it is argued that surfaces can make contact only at some asperities. However, the success of bonding technique has followed the development of modern semiconductor chemical-mechanical polishing (CMP) technology. The semiconductor polishing technology has reached such a level of maturity that, nowadays, commercial silicon wafers have surface roughness in the order of  $10^{-10}$ m. The second parameter governing the ability for bonding is the surface chemical state and surface termination. For most semiconductors, surface preparation and cleaning techniques are well-developed and characterized. However, in silicon technology the surface chemical treatments are more standardized and established processes, as compared to, for example, compound semiconductors.

The basic procedure in semiconductor bonding technique starts with mirror-polished surfaces that are cleaned, plasma-activated and given their final surface termination using a combination of chemical treatments. The wafers are then

brought together at room temperature and if proper surface conditions apply, the solids will bond spontaneous. After room temperature bonding, a heat treatment at elevated temperature is performed to strengthen the interface bonding. Typical bonding technique procedures are fully compatible with microelectronic process technologies, offering several advantages both in available processing equipment and possible applications.

When the solids have been bonded together at room temperature usually the interaction, or bonding energy, is relatively weak. Therefore, a heat treatment is performed to increase the bond-strength. The annealing enhances out-diffusion of interface trapped molecules and desorption of chemisorbed surface atoms, such as hydrogen. At the same time the annealing activates formation of covalent bonds between the bonded surfaces, like solid-to-solid bonding in the case of hydrophobic bonding. The thermal treatment used to increase the bond-strength can, unfortunately, also cause severe problems in bonding technique. For instance, when bonding dissimilar materials, the thermal mismatch induced high stresses in the

material. High temperature annealing also restricts the use of metal patterns and can cause diffusion of dopants.

Generally, the bonding requires a high-temperature annealing step to ensure the formation of strong bonding between solids, i.e. to form covalent bonds. In silicon-to-silicon bonding usually an annealing above 1000°C is required, and in bonding involving compound semiconductors, the annealing is usually performed above 600°C. Such a high-temperature annealing is incompatible with many applications. Particularly, pre-structured wafers that already contain temperature-sensitive structures cannot be exposed to the high-temperature annealing. The high-temperature annealing also induces material degradation. It can cause broadening of diffusion layers. When bonding dissimilar materials, annealing at high temperatures would induce large thermal stress due to the difference in thermal expansion coefficients [5-10].

In this work, the use of plasma activation of the surfaces before bonding has been examined to achieve a low-temperature bonding.

## 2. Experimental Part

High purity (99.999) (100)-oriented p-type silicon wafers of 500µm thickness and 3 Ω.cm resistivity were used in this work. Also, high purity (99.999) cobalt oxide (CoO) was used to form 350µm-thick samples. Both samples, Si and CoO, were washed with distilled water then rinsed in ethanol and subjected to ultrasonic waves for 10 minutes, then dried by hot air. The silicon samples were then cleaned with HF for 5 minutes to remove any residual oxides which have existed on their surfaces. Both samples were softly grinded and polished to obtain flat surfaces. Then, these samples were rinsed in ethanol to remove acids then dried to be ready for processing. The Si and CoO samples were mounted inside the plasma system, which is working under vacuum at room temperature. Discharge voltage and current are 15 kV<sub>DC</sub> and 3 A,

respectively. Argon gas at a pressure of (1 mbar) was used to generate the discharge plasma.

Electrical measurements were carried out using a dc power supply and digital electrometer while the C-V measurements were performed using *hp/4192* ALF LCZ device. The samples were subjected heating up to 600°C within 5 minutes then left to return to its initial temperature within the same period of time.

## 3. Results and Discussion

If two identical solids with the same orientation are bonded together without misalignment and without interface contamination, they should merge into one. However, there are always deviations from the ideal case. In the bonding technique, there is always an unavoidable misalignment between the bonded solids and therefore misfit dislocations appear. Misfit dislocations will also appear at the bonded interface if two solids of different orientation or different lattices are bonded. The presence of native oxides, adsorbed surface contaminants and interface bubbles (voids), also inhibit a perfect solid-to-solid transition region. Figure (1) explains the structure of the bonded samples where the misfit in the CoO-Si interface is shown.




Fig. (1) The structure of the bonded CoO and Si samples

Defect-etching techniques were found to be more suited for investigations of bulk material defect introduced by the bonding technique, arising mainly from thermal mismatch stress. Defect-etching uses etch selectivity to reveal crystal imperfection such as dislocation. The dislocation appears

as pits on CoO surface and their origin is traced from the shape of the pits, as shown in Fig. (1). For Si and other semiconductors, defect-etching techniques are well developed and frequently used.

Wafer bonded p-n heterojunction characteristics are heavily affected by the non-ideal interface. However, a substantial improvement of wafer bonded p-n heterojunctions characteristics is usually obtained by shifting the p-n transition away from the bonded interface, either by high temperature annealing [17-18] or by implantation [19-20]. Alternatively, the p-n heterojunction formed under UHV conditions and low temperatures results in an ideality factor no more than 1.18 and indicates low recombination at the interface. Bonding p-n heterojunction in ambient air and subsequent high temperature annealing was seen to yield high recombination near the bonded interface. An ideality factor of 2 was obtained and low minority carrier lifetime [21]. Figure (2) shows the I-V characteristics of bonded p-n Si-CoO heterojunction.




Fig. (2) The I-V characteristics in dark and light for the CoO-Si heterojunction

As shown, the dark current is about  $50\mu\text{A}$  and the forward current is uniformly linear. The illumination current in the reverse biasing reaches a maximum of about  $180\mu\text{A}$ . The bonded interface is often avoided in the electrically active region of the electronic device. However, the recombination centers

of the defective bonded interface are used to control the minority carrier lifetime in power devices. These characteristics are typically enhanced compared to results obtained by another techniques [22] and Table (1) shows a comparison among the parameters of three different techniques (thermal evaporation, DC sputtering and plasma bonding).

Table (1) electrical parameters of the CoO/Si heterojunction prepared by different techniques

Technique	Dark Current ( $\mu\text{A}$ )	Maximum Reverse Current ( $\mu\text{A}$ )	Built-in Potential (eV)	Ideality Factor
Evaporation	80	140	1.2	0.6
DC sputtering	65	110	0.8	0.82
Plasma bonding	50	180	0.9	1.18

In order to introduce the nature of the anisotype CoO-Si heterojunction, the C-V measurements were performed in the reverse biasing and results are presented in Fig. (3). The built-in potential was determined for the CoO-Si heterojunction to be about 0.9 eV.




Fig. (3) The C-V characteristics of the CoO-Si heterojunction. The value of  $V_{bi}$  is about 0.9eV

#### 4. Conclusions

A CoO-Si heterojunction was produced by plasma-induced bonding techniques. The structural characteristics explained the good bonding interface between the CoO and Si samples. Electrical measurements showed reasonable enhancement in the heterojunction characteristics compared to that produced by another techniques. Despite the complexity imposed by the

plasma processing system, production of heterojunctions with such enhanced characteristics has advantages of low cost and large size devices.

### References

- [1] Y. Zhou, A. H. Zhu, Y.-H. Lo, C. Ji, S. A. Bashar, A. A. Allerman, T. Hargett, R. Sieg, K. D. Choquette, "Oxide-defined GaAs vertical cavity surface-emitting lasers on Si substrates, *IEEE Photon. Lett.* 12, p. 110, (2000)
- [2] D. L. Mathine, **The integration of III-V optoelectronics with silicon circuitry**, *IEEE J. Sel. Top. Quantum Electron.*, 3, p. 952, (1997).
- [3] R. Stengl, K.-Y. Ahn and U. Gösele, Bubble-Free Silicon Wafer Bonding in a Non-Cleanroom Environment, *Jpn. J. Appl. Phys.* 27, L2364 (1988).
- [4] F. P. Widdershoven, J. Haisma, J. Naus, Boron contamination and antimony segregation at the interface of directly bonded silicon wafers, *J. Appl. Phys.* 68, p. 6253, (1990).
- [5] U. Gösele, J. Steinkirchner, T. Martini, M. Reiche, G. Kästner, Silicon wafer bonding via designed monolayers, *Adv. Mater.*, 7 (7), pp. 662-665 (1995).
- [6] H. Takagi, K. Kikuchi, R. Maeda, T.R. Chung, T. Suga, Surface activated bonding of silicon wafers at room temperature, *Appl. Phys. Lett.* 68, p. 2222, (1996).
- [7] U. Gösele, H. Stenzel, T. Martini, J. Steinkirchner, D. Conrad, K. Scheerschmidt, Self-propagating room-temperature silicon wafer bonding in ultrahigh vacuum, *Appl. Phys. Lett.*, 67, p. 3614, (1995).
- [8] A. Berthold, B. Jakoby, M. J. Vellekoop, Wafer-to-wafer fusion bonding of oxidized silicon to silicon at low temperatures, *Sensors & Actuators*, A68, p. 410, (1998).
- [9] Q.-Y. Tong, W. J. Kim, T.-H. Lee, U. Gösele, Low Vacuum Wafer Bonding, *Electrochem. Solid State Lett.* 1, p. 52, (1998).
- [10] G. Krauter, A. Schumacher, U. Gösele, T. Jaworek, G. Wagner, Room Temperature Silicon Wafer Bonding with Ultra-Thin Polymer Films, *Adv. Mater.*, 9, p. 417, (1997).
- [11] B. Levine, C. J. Pinzone, S. Hui, C. A. King, R. E. Leibenguth, D. R. Zolnowski, D. V. Lang, H. W. Krautter, M. Geva, Ultralow-dark-current wafer-bonded Si/InGaAs photodetectors, *Appl. Phys. Lett.* 75, p. 2141 (1999).
- [12] A. Black, A. R. Hawkins, N. M. Margalit, D. I. Babic, A. L. Holmes, Y.-L. Chang, P. Abraham, J. E. Bowers, E. L. Hu., **Wafer fusion: materials issues and device results**, *IEEE J. Select. Topics Quantum Electron.* 3, p. 943 (1997).
- [13] H. Wada, H. Sasaki and T. Kamijoh, Wafer bonding technology for optoelectronic integrated devices, *Solid Stat. Electron.* 43, p. 1655, (1999).
- [14] D. Kikuchi, S. C. Adachi, Chemically cleaned InP(100) surfaces in aqueous HF solutions, *Mater. Sci. Eng. B*, 76, p. 133, (2000).
- [15] L. A. Zazzera, J. F. Moulder, XPS and SIMS Study of Anhydrous HF and UV/Ozone-Modified Silicon (100) Surfaces, *J. Electrochem. Soc.*, 136, p. 484, (1989).
- [16] F. A. Kish, D. A. Vanderwater, M. J. Peansky, M. J. Ludowise, S. G. Hummel, S. J. Rosner, Low-resistance ohmic conduction across compound semi-conductor wafer-bonded interfaces, *Appl. Phys. Lett.*, 67, p. 260, (1995).
- [17] U. Gösele, H. Stenzel, T. Martini, J. Steinkirchner, D. Conrad, and K. Scheerschmidt, Self-propagating room-temperature silicon wafer bonding in ultrahigh vacuum, *Appl. Phys. Lett.* 67 (24), pp. 3614-3616 (1995).
- [18] P. Kopperschmidt, G. Kästner, D. Hesse, N. D. Zakharov and U. Gösele, High bond energy and thermomechanical stress in silicon on sapphire wafer bonding, *Appl. Phys. Lett.* 70 (22), pp. 2972-2974 (1997).
- [19] A. Hawkins, W. Wu, P. Abraham, K. Streubel, J. E. Bowers, High Gain-Bandwidth-Product Silicon Heterointerface Photodetector, *Appl. Phys. Lett.*, 70, p. 303, (1996).
- [20] H. Yamaguchi, S. Fujino, T. Hattori, Y. A. Hamakawa, Superjunction by Wafer Direct Bonding, *Jpn. J. Appl. Phys.* 34, p. L199 (1995).
- [21] D. Pasquariello and K. Hjort, Mesa-Spacers: enabling non-destructive measurements of surface energy in room temperature wafer bonding, *J. Electrochem. Soc.*, 147, pp. 2343-2346 (2000)
- [22] A. Fontcuberta i Morral, J.M. Zahler and H.A. Atwater, InGaAs/InP double heterostructures on InP/Si templates fabricated by wafer bonding and hydrogen-induced exfoliation, *Appl. Phys. Lett.* 83 (26), pp. 5413-5415 (2003).
- [23] M. Sugo, Y. Takanashi, M. M. Al-Jassim, M. Yamaguchi, Heteroepitaxial growth and characterization of InP on Si substrates, *J. Appl. Phys.* 68, 2, p. 540-547, (1990).
- [24] H. Itakura, T. Suzuki, Z.K. Jiang, T. Soga, T. Jimbo and M. Umeno, Effect of InGaAs/InP strained layer superlattice in InP-on-Si, *J. Cryst. Growth*, 115, p.154-157, (1991).
- [25] D. S. Wu, R. H. Horng, M. K. Lee, Indium phosphide on silicon heteroepitaxy: Lattice deformation and strain relaxation, *J. Appl. Phys.* 68, 7, pp. 3338, (1990).